



AN INTEGRATED WORKFLOW FOR SEMICONDUCTOR PACKAGE DESIGN


Albert Prosek, Jimmy He, Andras Vass-Varnai



SIEMENS

Increasing Semiconductor Content in Electronics Systems

Tightly linked to future Electronics growth areas




The increasing amount of semiconductor content in electronic systems is enabling innovation and driving system value growth

Source: VLSI Research, September 2021

Current Market Drivers in Electronics

- 5G wireless network deployment will see major footprint in cars' connectivity
- Renewables faces governments' focus with the new climate agreements
- The slow adoption of electric vehicles is facing a turnaround
- Businesses using IoT technologies from 13 % in 2014 to 25 % in 2020
- AI/ML applications are increasing needs for HPC


Consumption of semiconductors per person in China:
\$16.72 per person in 2010
\$85.22 in 2020 (+5.10X) (IBS)



Learning from other industries

“In the year 2054, the entire defence budget will purchase just one aircraft.”


- If the U.S. defense budget grows by 2.5% per year...
- If nominal gross national product grows by 5.5% per year....



Integrate, then build!


Getting More out of Moore's Law with High Density Advanced Packaging

Intel Foveros Direct




FOVEROS DIRECT
Advanced packaging technology
to continue Moore's Law

TSMC 3D Fabric



AMD 3D Chiplets



New Protocols

Universal Chiplet Interconnect Express

- Building an open ecosystem of chiplets for on-package innovations


Why Disaggregation?

AMD Case Study:

- 41% reduction in die cost with 10% area increase
- Higher Yield by using smaller die
- Increases peak compute performance
- Optimize process to IP Blocks
 - No benefit from scaling IO, analog
- Maximize platform value – product configurability from single tape out


Expanding/evolving eco-system increasing availability of technology:

- UCIe – Universal Chiplet Interconnect Express
- Intel IDM 2.0
- Turn-key design/build resources – Chipletz, Wavious




Source: Linley Report


New Challenges Presented by New Frontiers




Power Delivery




Thermals




Mechanical Stress



Material Characterization




System Integration



Lifecycle Management


Siemens High Density Advanced Packaging Workflow



End to end toolchain

Integrated Electronics and Semiconductor Design Workflow providing end-to-end integration

Semiconductor Lifecycle Management



- Rapid Development of 'what-if' prototypes
- Enables system connectivity viewing and management without error-prone spreadsheets
- Flexible multi-direction flow for die, package or PCB- driven optimization


- MCAD/ECAD Collaboration workflow
- 2D/3D clearance checking
- Characterize materials for simulation
- Advanced modeling, surfacing, and drafting capabilities

- Comprehensive die and package level extraction
- Detailed thermal modeling from die to system level
- Stress analysis to identify unexpected stressors impacting performance


- SHERPA, proprietary design optimization algorithm
- Explore the multimodal design space at unparalleled efficiency
- Continuous product improvement

- Non-Destructive test
- Ability to predict infant mortality and future failures
- Integrated into original thermal model to update assumptions
- Assure Quality

Thermal – Mechanical Workflow






ECAD to MCAD



Package Creator


A tool that specializes in the rapid creation of thermal models of electronic packages for use in Simcenter FLOEFD.




Package Creator – Flip Chip

The screenshot displays the Package Creator software interface for configuring a Flip Chip. The top menu bar includes FILE and BUILD. The ribbon contains sections for Create (Wizard, Undo, Redo, Export) and Visualize (Single View, Horizontal Split-View, Vertical Split-View, Grid View, Custom View, Save Custom View, Reset Windows, Add View). The Package Model tree on the left lists components: Die, Die Attach, Flip-Chip Bumps, Solder Balls, Substrate, and Thermal Lid. The Die Properties panel shows the following configuration:


Die Name	Flip Chip
Length	5.0000 mm
Width	5.0000 mm
Thickness	0.61000 mm
Die Material	Silicon
Power Input Method	Single Value
Thermal Power	2.0000 W
Die Source Length	5.0000 mm
Die Source Width	5.0000 mm




Lid and Die Attach



Die




FC Bumps and Substrate




400 Solder Balls

Cutting PCB




Swapping package with Flip Chip from Package Creator



Simulation properties accurate?



- Thermal resistances
- Material Thermal Conductivity
- Material Specific Heat
- Die Size
- Etc.



Confirm with hardware test data



Confidence in results



Testing thermal interface material. Is the expensive stuff worth the extra \$? Is enough applied?

Measuring the thermal performance

Static test method (JEDEC JESD 51-1 standard)



Measurement of P-N junction thermal response using forward Voltage

Very fast switching between heating and sensing states

Fast measurement at “junction” ($\sim 1\mu\text{s}$)



Resolution: 0.01°C in practice

Uses 4-wire setup (Kelvin setup)




Cumulative Structure Function

- Each section of the Structure Function path represents physical objects the heat encounters. There is a correlation between physical objects and sections of the RC path.




How Simulation and Test Support Each Other




Real package


Thermal transient measurement



Test based compact model
(for single die components only)




Model to validate



CFD

Simulated thermal transient



Structure functions for structural analysis and validation of detailed models

Validated detailed model
Possibility to create Reduced Order Model
Functional Mock-Up

System Simulation

Calibrated Simulation Models based on Simcenter T3STER Measurement



Motivation

Using thermal design models calibrated against transient measurement leads to shorter design cycles


An un-calibrated model leads to:

- **Overdesign**
 - where the model's inaccuracy is recognized
- **Underdesign**
 - where it is not, resulting in more field failures
- **Longer design cycles**
 - due to first physical prototypes performing differently to expectation


Uncalibrated




Calibrated




Calibration and BCI ROM workflow




Real package




Structure Function




Package model from Vendor



Calibrated model





Match structure functions during calibration



System level model with die power map





Export Temperature from Simcenter FLOEFD to Field Text Format (FLD)



- Simcenter FLOEFD can export time dependent temperature data to Simcenter 3D as a data field using the field (FLD) format to store steady state or transient temperature fields.


Structural Simulation in Simcenter FLOEFD

- A structural analysis project can be exported to a **Nastran file**. **Automatically created hex-dominant mesh**, materials, glue contacts, constraints and loads (constant values or transferred from another calculation) can be exported. Export to Nastran option requires a calculation to be run. *.dat file is created as an addition result.
- Mesh settings - 3 min
- Mesh generation - 8 min




Thermal – Mechanical Workflow for Flip Chip


Thermal Simulation






Temperature over Time
*.fld file




FEM meshe generation



Export mesh



Creep Analysis



Fatigue Analysis

Open for discussion

Design Space Exploration


How do you navigate complexity?

Signal Integrity & Power Delivery

How are high power and baud rate designs challenging current workflows?

Model Accuracy

Do you always have access to accurate model parameters?



Disconnected ECAD - MCAD

How do you connect your design teams?

Data Management

How do you synchronize data?

System to technology co-optimization

Do you consider component to system design flows?