Promex

QPTECHNOLOGIES

JEDEC & CE-12 Overview

Ben Mendoza
CMSE 2026

JEDEC *Overview*

- For over 70 years, JEDEC has been the global leader in developing open standards and publications for the microelectronics industry.

- JEDEC committees provide industry leadership in developing standards for a broad range of technologies.

1958 -JEDEC is created to formalize Solid State Devices standardization

JEDEC
Connected

- Over 3,000 volunteers working together in 100+ technical committees and task groups
- Over 350 member companies worldwide, representing a significant percentage of total global semiconductor revenue
- JEDEC invites participation from device and product developers around the world

1965 -JEDEC moves from New York and New Jersey locations to the D.C. location.

JEDEC
Engineer Oriented

- Run by engineers for engineers
- Involvement of key technical experts from most device, assembly, system and testing companies and leading users enables JEDEC committees to publish technical standards with high value
- Broad industry representation leads to practical, widely-used standards

1965 -"Moore's Law," the number of transistors that can be placed on an IC doubles every 18 to 24 months.

JEDEC
Benefits of Open Standards

- Open standards enable and grow markets, and are the basic building blocks of the digital economy
- A single set of standards for the world market, reached through industry consensus, avoids market fragmentation resulting from incompatible or conflicting standards
- Standards play a key role in the global economy, defining product types and establishing quality and reliability expectations
- This encourages international business and removes barriers to trade. Buyers are more confident, and sellers have a larger market.

1968 -Sales of semiconductors pass the $1 billion mark.

JEDEC
Benefits of Membership

- Member companies reside on the “inside track” of the industry as they influence, mold and approve standards
- A company’s participation in JEDEC committee meetings states their intentions toward industry leadership
- Working in tandem with competitors allows members to advocate standards aligning with their own company’s goals in a constructive environment
- Review and discuss the most advanced concepts and technologies with industry leaders and talents
- Member companies enjoy financial benefits, including reduction of R&D costs. Sharing resources and knowledge allows businesses to focus on innovating new products.

1968 -EIA launches project to create a comprehensive glossary for semiconductor terms, definitions and symbols.

JEDEC
Benefits of Membership

JEDEC member companies have access to a wide range of benefits and activities, including:

- Admission to JEDEC committee meetings for an unlimited number of company representatives
- Online access to JEDEC confidential meeting minutes, presentations, ballots and surveys
- Permission to reproduce JEDEC copyrighted works for internal company use without restrictions
- Reports on international meetings and liaisons with ANSI, CTA, CES, CXL, CSIA, ECLASS, IEEE, MIPI Alliance, ESDA, IEC, IPC, ONFI, OCP, PCI-SIG, SAE, SNIA, TCG, JEITA and many others

1968 -EIA launches project to create a comprehensive glossary for semiconductor terms, definitions and symbols.

JEDEC *Collaboration*

JEDEC

JC-13 –Government Liaison

Responsible for standardizing quality and reliability methodologies for solid state products used in military, space, and other environments requiring special-use condition capabilities beyond standard commercial practices. This includes long-term reliability and/or special screening requirements.

Its purpose is to provide the member companies and their customers with uniform, cost-effective, proven, customer-accepted methodologies for specifying and evaluating special-use products, with the end goal of enhancing the performance and reliability of those products. Activities include the development, coordination, and maintenance of standards documents regarding product quality and reliability, validation systems, and process management.

The committee also contributes to similar and related documents that are generated and maintained by other organizations. To accomplish this charter, the committee maintains liaisons with customers, other JEDEC committees, government agencies, and interested parties that have special application needs.



SAE

CE-12 –Solid State Devices

The CE-12 Solid State Devices Committee develops solutions to technical problems in the application, standardization, and reliability of solid-state devices. This is implemented by evaluation and preparation of recommendations for specifications, standards, and other documents, both government and industry, to assure that solid state devices are suitable for their intended purposes.

CE-11 –Component Parts

The CE-11 Component Parts Committee serves as a clearinghouse for OEM/User/Government information on passive component usage, reliability, developments, applications and standards. As an output of this interchange, the committee evaluates recommendations for specifications, standards, and other documents, both government and industry, to assure that these components are suitable for their intended purposes and that testing and other requirements are optimally specified. In addition, the committee sponsors technical presentations of general interest to its members.

1968 -Andy Grove, Robert Noyce and Gordon Moore found Intel

JEDEC
Organizational Structure



1972 -JEDEC creates Solid State Products Division.

JEDEC & SAE
CE-11 & CE-12



1974 -Intel introduces the 8080 microprocessor, an 8-bit parallel CPU with 4,500 transistors.

JEDEC

Meeting Grid –What we are doing today

Day	Room	7:30 AM	8:00 AM	8:30 AM	9:00 AM	9:30 AM	10:00 AM	10:30 AM	11:00 AM	11:30 AM	12:00 PM	12:30 PM	1:00 PM	1:30 PM	2:00 PM	2:30 PM	3:00 PM	3:30 PM	4:00 PM	4:30 PM	5:00 PM	5:30 PM	6:00 PM	6:30 PM	7:00 PM
Mon May 18	Heritage I, II, III												JC-13.1 TG 08-03: Technical 750 Test Method Review				JC-13.1 MIL-PRF-19500 Appendix J Non-Hermetic		JC-13.1/JC-13.7/ CE-12 GaN Working Groups		JC-13.1/JC-13.7/ CE-12 New Technology Appendix in 19500				
Mon May 18	Magnolia										JC-13 ExCo Mtg. (by invitation)		CE-12 Integrated Photonics TG		CE-11/ CE-12 Derating TG	CE-11/ CE-12 Long Term Storage TG	JC-13 TG 24-02: Modernization of 883 TM 2010 Figures								
Tues May 19	Heritage I, II, III	JC-13/CE-12 New Member Orientation			Joint JC-13.2/CE-12 Meeting								CE-12 General Session				CE-12 PEM Subcommittee								
Tues May 19	Nashville		JC-13.4 Subcommittee Meeting														CE-12 Radiation RHA Subcommittee								
Tues May 19	Magnolia		JC-13.1 MIL-PRF-19500R				Joint JC-13.1/CE-12 Meeting										JC-13 TG 22-01 Alternate Shock Pulse PIND Study								
Wed May 20	Heritage I, II, III		CE-12 Air, Terrestrial and Sea JEFF WONT BE AVAILABLE. MAYBE CHRISTIAN - Follow up with Christian	CE-12 Why We Test TG		JC13 TG 25-03: Xray		Joint JC-13.7/CE-12 Meeting					Joint JC-13.5/CE-12 Meeting						CE-12 & CE-11 Space Subcommittee						
Wed May 20	Magnolia		CE-11 Committee Meeting										CE-11 Commmittee Meeting												
Thurs May 21	Heritage I, II, III		Tech Talk: TBD - Follow up with Shri and Chris about Tech Talk - Jonathan		JC-13 General Session						JC-13 ExCo Meeting (by invitation)														
Thurs May 21																									

1975 -MITS Altair 8800 personal computer, based on Intel's 8080 microprocessor, starts selling by mail order.

Task Group Closed in 2025/2026

During general session, vote are held to move all changes to DLA, then we can vote to close task group

- JC-13 TG 2018-02: Visual Inspection of Non-Silicon Devices (Rob Sanroma - BAE) Closed 1/30/2025
- Joint CE-12/JC-13 TG 22-02 IGA Test Lab Correlation (Valerie Vidal, Aimee Morey, Scott Popelar, Sultan Lilani)

All lessons learned will be uploaded to JEDEC website – closed 9/23/2025

- JC-13 TG 23-01 38534 / 38535 / 883 Alignment (Paul Nixon – BAE) Closed 1/30/2025
- JC 13 TG 25-02: MIL-PRF-38535 Adding Gold Wire (non-monometallic) for Class V (Ben Mendoza) Closed 9/18/2025
- JC13 TG 25-01: Re-life Criteria TG - January 2026 JEDEC - Closed on JEDEC side. Corresponding TG will be opened on CE11/12 side
- Joint JC-13.1/JC-13.7/CE-12 Task Group: SiC Tech Insertion (Rod DeLeon / Ronan Dillon) Closed 7/23/2025
- JC-13.2 TG 2024-01: Wire Bond Strength for Copper (Ben Mendoza) Closed 5/2025
- JC-13.5 TG : Review of EE for Caps in MIL-PRF-38534 (Granville "Bo" Rains) Closed 7/22/2025
- JC-13.7 TG 2017-01: Use of Pb-free solder in 38535 & 38534 devices (Anduin Touw / Paul Nixon) closed 7/22/2025
- CE-12 Counterfeit Mitigation Subcommittee (Sultan Lilani, Janet Cross, Mike Cozzolino) – closed 7/28/25
- CE-12 SSB1 Revision for Radiation Hardness (Rod DeLeon) closed 7/28/25
- Joint CE-11/CE-12 Task Group: MIL-STD-1580 (DPA) (Mike Cozzolino / Sultan Lilani) - closed 7/28/25
- Joint CE-12/JC-13 TG 24-01 Acoustic Microscopy (Ben Mendoza Sultan Lilani) - closed 1/30/2026

1975 - Emergence of RISC

JEDEC
Future Meeting Grid Additions -What we need to work on

Heritage

Qual by similarity

Structurally Identical device types

Process Control

Qualification by extension

1975 -Paul Allen and Bill Gates found Microsoft.

JEDEC
MIL-PRF-19500 -Heritage

MIL-PRF-19500R 1 This specification is approved for use by all Departments and Agencies of the Department of Defense. 1. SCOPE 1.1 Scope. This specification establishes the general performance requirements for semiconductor devices. Product assurance is provided by effective screening, conformance inspection, and process controls to mitigate risk. Mission assurance and standardization of parts are the highest priorities. This specification establishes a **heritage** program of semiconductor devices the military and space community can rely on to be dependable and available. Detail requirements and characteristics are specified in the specification sheets. Revisions to this specification and specification sheets are structured to assure the interchangeability of devices of the same part type regardless of manufacturing date code or conformance inspection (CI) completion date. Four quality levels for hermetic encapsulated devices are provided for in this specification, differentiated by the prefixes JAN, JANTX, JANTXV, and JANS. Three quality levels for non-hermetic encapsulated devices are provided for in this specification, differentiated by the prefixes JANP, JANPTX, and JANPTXV. Eleven radiation hardness assurance (RHA) levels are provided for the JANPTXV, JANTXV and JANS quality levels. These are designated by the letters E, K, U, M, D, P, L, R, F, G, and H following the quality level portion of the prefix. Two quality levels for unencapsulated devices (die) are provided for in this specification, differentiated by the prefixes JANHC and JANKC.

1976 -Steve Wozniak and Steve Jobs found Apple. Intel introduces 8086, 16-bit CPU with 28,000 transistors.

JEDEC
MIL-PRF-38535 -Heritage

(7) Qualification by test, similarity, or **space heritage** (Process or device that has been produced and passed space level testing and has flown in a space environment similar to the environment expected for this process/device).

1980 -JEDEC publishes EIA471, Symbol and Label for Electrostatic Sensitive Devices

JEDEC

MIL-PRF-19500 -Similar

C.8.5 Qualification. The manufacturer shall have a qualification procedure. Initial qualifications for any product shall demonstrate compliance to the specification sheet. It may be an extension of the PDQ or a modification to the Product Manufacturing Qualification (PMQ). The qualification plan should include the following elements:

a.Multiple samples.

b.Hour or cycle tests.

c.Pre-conditioning, if warranted.

d.Mechanical test.

e.Electrical test.

f.Environmental stress test.

g.Reliability program results (data).

Existing data can be submitted for evaluation by the qualifying activity if the data is from the same product family and the designs are **similar**. The TRB defines the qualification test plan and monitors lot formation and inspection results. This plan may be based on previous data recorded for other purposes. Equivalence of all tests and inspections shall be determined by the TRB. The TRB shall be able to demonstrate to the preparing and qualifying activities that the product is capable of meeting the performance requirements outlined in MIL-PRF-19500 and the specification sheets. The TRB shall perform a comprehensive analysis of the qualification data. The data and the results of the TRB review shall be available to the qualifying activity upon request. The TRB then notifies the qualifying activity of part numbers and quality assurance levels for inclusion on the QPDSIS-19500. Design and construction information shall also be submitted with qualification notification

1989 -Intel introduces the 80486, which offers 1.2 million transistors and the first built-in math coprocessor

JEDEC
MIL-PRF-38534 -Similar

6.4.43 Similar devices. For the purpose of PI1, one device type is similar to another when it meets all the following conditions:

a.Designed and manufactured identically using the same or fewer fabrication and assembly processes and materials.

b.b. Assembled with the same, or fewer, active and passive elements.

c.c. Subjected to the same screening except electrical testing.

d.d. Designed to generate the same, or fewer, functions (magnitude of functional attributes such as voltage, current, duty cycle, frequency, etc. may vary) using the same, or less functional, circuitry and element type (e.g., a 4-bit A/D converter is similar to a 10-bit A/D converter, but not vice versa).

C.3.3.3.2 Test sample preparation. All test samples being assembled by the hybrid manufacturer shall use the same methods, materials, and conditions (such as die attach and wirebond type) used during normal production of the device. If the test samples are not being prepared by the hybrid manufacturer, all test samples shall be assembled using the same or similar assembly methods, materials, and conditions the device will see during normal production.

G.4.2 Hybrid device qualification testing. G.4.2.1 General. Hybrid device-level RHA qualification testing shall be performed initially and after major changes in accordance with G.3.3.2. Hybrid device-level qualification testing shall, as a minimum, meet the RPP (G.3.3), procurement document/test plan (G.3.5.1), and Table G-IV. Minimum required testing is specified in Table G-IV. Testing a hybrid device may be omitted if data exists for a similar device as defined in 6.4.43 or it is the same core design. If this option is used, the group of devices considered “similar” shall be documented and approved by the qualifying activity. The hybrid devices in the grouping, and which part was actually tested, shall be documented in the procurement document. Radiation testing of hybrid devices shall be performed on devices that have passed burn-in (160 hrs minimum) and Group A testing requirements as a minimum. If hydrogen levels within the hybrid device are a concern, then seal testing, in accordance with method 1014 of MIL-STD-883, shall be performed prior to performing radiation testing.

1 PI –Periodic Inspection

1992 -JEDEC agrees to support the IEC Semiconductor Technical Committee.

JEDEC
MIL-PRF-19500 –Structurally Identical device types

E.3.2 **Structurally identical device types**. Structurally identical device types are devices manufactured on the same production line(s) within the same plant through final seal using the same fabrication processes within the same generic package outlines and construction materials and differ only electrically. The packages can vary in size, but the overall construction shall use the same process. The number and size of wires, or size of pins, can vary to handle the power rating but the assembly process shall be identical with identical materials used. The processes used to attach pins to tubes, slugs to pins, wires to chips and pins, sealing technique, and die attach shall be identical. For glass diodes, surface mounts and axial leads may be grouped together. Examples of such structurally identical device types are as follows:

a) Rectifiers, signal diodes, or thyristors grouped into different voltage ratings. Standard recovery, fast recovery, and ultra fast recovery rectifiers are not typically considered structural identical. Rectifiers and diodes with identical design rules (same doping technique, passivation, and device structure) which differ only in die size and package size are considered structurally identical. Initially, group B and C shall be performed on the highest voltage device, intended for qualification, for each device construction. On subsequent lots, the die sizes/package styles, which receive group B and C inspection, shall be rotated on every lot thus assuring that all die sizes/package styles receive groups B and C inspection.

b) Transistor groupings. Transistors with the same die structures that vary only in die size and package size are considered structurally identical if the following criteria are met. Die shall have the same generic design rules and vary only in size. Channel stop, voltage enhancement, and emitter ballasting techniques, epi-base, diffused base, expanded contacts, and metal interconnects over oxide steps shall be the same. The process sequence in the diffusion and photolithographic areas shall be the same. Transistors shall have similar peak frequency responses and V ratings that do not vary more than three to one (e.g., 3 MHz to 9 MHz, 60 VDC to 180 VDC). Darlington transistors cannot be grouped with standard transistors

1993 -Intel introduces the Pentium, which uses 3.1 million transistors

JEDEC
MIL-PRF-19500 –Qualification by extension

E.4.2.2 Qualification by extension. Qualification of a structurally identical device, a series of devices from the same or different specification sheets, or qualification of a new package for a previously qualified die may be extended from a previously fully qualified device provided the following information and data are supplied to the qualifying activity:

a.) Previously qualified device type, specification sheet number, and qualification reference number. When qualifying by extension, thermal impedance data shall be submitted for all specification sheets, in addition to the specification sheet the qualification testing was performed on.

b.) Design and construction information on devices covered under different specification sheets.

c.) Samples of structurally identical devices with certification that these samples are structurally identical to the previously qualified device.

d.) Group A variables data on a sample plan of each structurally identical device type except for series of devices which shall be the sample plan of the highest and the lowest voltage types, or as the qualifying activity requires, or as specified in specification sheets covering groups of devices. Test samples of selected devices in a group or portion of a group shall be from the same inspection lot.

e.) Results and variables data for each structurally identical device on all groups B and C electrical tests not specified in group A, including tests at temperature extremes.

f.) All results and variables data on groups B and C tests as follows:

(1) Data on any tests not required by the qualified device.

(2) Data that is the result of tests performed at stress levels greater than those required for the qualified device.

(3) Data for any tests requiring more exacting limits than those found for the qualified device.

g.) Items E.4.2.2.d through E.4.2.2.f shall not be required if the qualifying activity can be assured that the previously fully qualified device at least meets all of the conditions and requirements for the proposed structurally identical device type, except for device type marking.

Qualification by extension does not necessarily imply conformance inspection coverage to all device types covered by the qualification by extension approval

1995 -JEDEC and EIA move from downtown D.C. to Arlington, Virginia.

JEDEC
MIL-PRF-19500 –Process Control

D.3.9 **Process control**. The manufacturer shall assure that all manufacturing operations are carried out to insure continued process capability. Operations shall be controlled as to the manner of production, requirements for monitoring and control, and output product characteristics. Where necessary, due to the complexity or sensitivity of operation parameters, the process shall consider working environment, workmanship criteria, equipment set-up, equipment preventative maintenance and calibration, and the need for special operator certification or continuous monitoring of critical parameters.

D.3.9.1 **Statistical process control (SPC)**. Where SPC is used to control a process, the control shall be established in accordance with EIA-557. If a sample exhibits an out-of-control condition, the product represented by the sample shall be subjected to evaluation and disposition. The evaluation process, results, and disposition shall be documented and traceable

D.3.20.1 SPC program. The method used for process control may or may not utilize SPC, but will use a method that is appropriate for the process being controlled. **Compliance with EIA-557 is a requirement for JANS certification**

E.6 CONFORMANCE INSPECTION E.6.1 Conformance inspection. Conformance Inspection shall be conducted in accordance with the requirements of groups A, B, and C for the specified quality level as well as group D to the applicable RHA level. If a lot is withdrawn in a state of failing to meet conformance requirements and is not resubmitted, it shall be considered a failed lot and reported as such. Each lot shall be subjected to groups A and B inspection. Successful completion of group C conformance for a given quality level shall satisfy the group C requirements for all quality levels and devices represented by the structurally identical group. The grouping of structurally identical devices (see E.3.2) shall be as agreed between the manufacturer and the qualifying activity. JANS devices shall not be used to represent the other quality levels. **If a manufacturer elects to eliminate all or any conformance inspection steps substituting either a process monitor or statistical process control (SPC) procedures (when approved by the preparing activity and qualifying activity), the manufacturer is only relieved of the responsibility of performing the conformance inspection (see 4.4). The manufacturer still bears full liability for any failure that may result if these tests are performed at a later time. A manufacturer's reliability program may be used in lieu of all or any conformance inspection when equivalent to or compliant with C.8.3. MIL-STD-750 test method 1071 condition C is prohibited.**

1997 -JEDEC makes its standards, publications, and manuals available on the Web for free.

NASA Electronic Parts Assurance Group (NEPAG) is a part of NASA SMA's Mission Assurance Standards and Capabilities (MASC) Division, a core portion of NEPP, about collaboration.
This year is the 26th anniversary of NEPAG

JEDEC JC-13
(Manufacturers)

JC-13	Solid State Devices for Government Products
JC-13.1	Discrete Semiconductors for Government Products
JC-13.2	Microelectronics for Government Products
JC-13.4	Radiation Hardness
JC-13.5	Hybrids and Multi-chip Modules for Government Products
JC-13.7	New Electronic Device Insertion for Government Products

Joint meetings held 3 times a year

SAE CE-11/CE-12
(Industry Users, Primes, Subs)

SAE SSTC CE-11	Users of Passive Components
SAE SSTC CE-12	Users of Solid State Devices **CE-12 Management:** **Co-Chairs:** **S. Agarwal (NASA)** **S. Lilani (LCGUS)** **Co-Vice chairs:** **P. Majewicz (NASA)** **C. Velador (Aerospace)**
SAE SSTC CE-11 & CE-12	Space Subcommittee Chair: S. Douglas (NASA)

NASA Centers

- ARC
- GRC
- GSFC
- JPL
- JSC
- KSC
- LaRC
- MSFC

Weekly NEPAG and Biweekly GWG Telecons (Domestic)

Monthly Telecons (International and HWG)

Partners from Outside NASA:

Domestic
- JHU/APL, Others
- The Aerospace Corp,
- U.S Air Force, U.S Navy,
- U.S Army, MDA, DLA

International
- ESA, JAXA, CSA

Newly added:
NNSA Weapons, Quality Division;
Space X

New:
Free Training:
NASA Parts Engineering School,
JEC-13/SAE Outreach

Support from all partners is appreciated, particularly the International Agencies for their support of telecons

1997–2000: Rise of IoT and Accelerating Moore's Law

Space Parts World

Developing/Maintaining Standards for Electronic Parts



The parts users and standards organizations work with suppliers to ensure availability of standard parts for NASA, DoD, and others. For Space microcircuits, DLA, NASA/JPL (S. Agarwal*) and the U.S. Air Force / Aerospace Corp. (L. Harzstark) form the Qualifying Activity (QA).

*Also, SAE CE-12 Co-Chair.

Early 2000s: Material Shifts (Copper & High-k)

FY25 Highlights

EEE Parts 101 Training Workshop

Tuesday, December 3rd

Time	Session
8:00 am - 8:15 am	**Welcome Statement** **Opening Remarks** Dr. Robert Hodson, NASA Technical Fellow for Avionics
8:15 am – 8:20 am	**Tribute to John Evans and Mike Sampson** Shri Agarwal
8:20 am - 9:15 am	**Parts Engineering School Discussion** Auburn University University of Central Florida NASA School Team
9:15 am - 9:45 am	**SCALE Discussion** Peggy Williams, Scalable Asymmetric Lifecycle Engagement (SCALE)
9:45 am – 10:15 am	**Golden Altos Training** Ben Mendoza, Golden Altos
10:15 am – 11:15 am	**Radiation Tutorial** Greg Allen, JPL
11:15 am - 12:15 pm	**Lunch**
12:15 pm – 1:00 pm	**Overview of NASA-STD-8739.11** Pete Majewicz, GSCF
1:00 pm – 1:15 pm	**Parts Engineering School Discussion** University of Maryland
1:15 pm – 2:45 pm	**JEDEC/SAE Tutorial** Larry Harzstark, Aerospace Shri Agarwal, JPL Sultan Lilani, Integra
2:45 pm – 3:30 pm	**Part Manufacturing Process: Discrete Devices** Benny Damron, MSFC

Wednesday, December 4th

Time	Session
8:00 am – 9:00 am	**Screening Method for Bulk Metal Foil or Thin Film Resistors** Jay Brusse, GSFC
9:00 am – 10:00 am	**Part Failures and Analysis** Lyudmyla Ochs, GSFC
10:00 am – 10:45 am	**ESD Effects** Irene Yeh, JPL
10:45 am – 11:30 am	**Techniques to Assess Delamination** John Bescup, JPL
11:30 am – 12:30 pm	**Lunch**
12:30 pm – 1:30 pm	**Physics of Failure for Fracture Mechanics** Scott Popelar, Frontgrade
1:30 pm – 1:40 pm	**Development of Course in Fracture Mechanics** Dr. Ali Gordon, UCF
1:40 pm – 2:00 pm	**Fracture Mechanics Status** Shri Agarwal, JPL
2:00 pm – 3:30 pm	**Fracture Mechanics: Testing of Small and Large Packages** Scott Popelar, Frontgrade Ben Mendoza, Golden Altos Dr. Reza Ghaffarian, JPL Ray Kuang, Microchip

Late 2000s: 3D Transistors (FinFET)

Microcircuit Standards Development



- Note 1: Standard PEMs for Space (QMLP) initiative using SAE AS6294 as baseline. Supported by NASA Parts Bulletins on PEMs.
- Note 2: For alternate grade microcircuits, follow the activity in 13.2 TG to avoid any duplication of effort.
- Note 3: ATM = Advanced Technology Microcircuits. Supported by NASA parts bulletin on KGD.
- Note 4: VID = Vendor Item Drawing. Contact DLA for latest information.
- Note 5: *The boundaries separating various classes/grades must be clearly defined—a future outreach activity.*

The revision M of microcircuits specification, MIL-PRF-38535, was released last November.
It introduced two new classes of standard parts for space missions:

(a)
Organic Class Y, which has been baselined for NASA's high-performance spaceflight computing (HPSC) processor being developed by Microchip Corporation, and

(b)
Class P, Radiation Hardened/Tolerant Plastic Encapsulated Microcircuits (PEMs) for Space. The flight projects can realize substantial cost/schedule savings by procuring standard Class P parts (rather than buying commercial-off-the-shelf (COTS) PEM devices and getting them upscreened).

(c)
DLA has begun auditing the suppliers of Classes Organic Class Y, and P.

The green area shows current standards coverage. This pretty much completes the standards coverage for 38535 devices.

2010s: Extreme Ultraviolet (EUV) Lithography

Peer Organizations

- SAE –Formerly meant: Society of Automotive Engineers, is a global professional association and standards organization
- ANSI –American National Standards Institute –Private nonprofit organization that oversees the development of voluntary consensus standards (weights & measures).
- CTA –Consumer Technology Association –Produce Specifications that define how products work and the ways consumers interact with them.
- CES -Consumer Electronics Show –Annual Trade Show organized by CTA
- CXL –Compute Express Link –Standard for high speed, high capacity, CPU-to-device and CPU-to-memory connections, designed for data center computers
- ECLASS –Data standard for the classification of products and services using standardized ISO-compliant properties
- IEEE –Institute of Electrical and Electronics Engineers –Publishes ~ 1/3 of the world's technical literature in electrical engineering and electronics
- MIPI Alliance (Mobile Industry Processor Interface) –Global business alliance that develops technical specifications for the mobile ecosystem (smart phones)
- ESDA –ESD Association (Electrostatic Discharge) –Voluntary association dedicated to advancing the understating of electrical overstress and ESD avoidance
- IEC –International Electrotechnical Commission –Prepares and publishes international standards for all electrical, electronic and related technologies
- IPC –Institute of Printed Circuits -Standardize the assembly and production requirements of electronic equipment and assemblies
- ONFI –Open NAND Flash Interface –Develops standards for NAND memory and devices that communicate with them
- OCP –Open Compute Project –Focuses on redesigning hardware technology to efficiently support the growing demands on compute infrastructure
- PCI-SIG –Peripheral Component Interconnect Special Interest Group –Consortium that specifies PCI-X and PCIe computer buses.
- SNIA –Storage Networking Industry Association –Develops and promotes architectures, standards, and education on data technologies
- TCG –Trusted Computing Group –Develops standards and protocols for hardware and software components that are required-to implement Trusted Computing
- JEITA –Japan Electronics and Information Technology Industries Association –An organization that represents the electronics and information industries in Japan.

2015-Present: 3D NAND and Chiplets:

2020s: Advanced Materials & AI Demand

Promex

QPTECHNOLOGIES

THANK YOU

"Let's Build The Future Together"



INTEGRA
TECHNOLOGIES
A Micross Company

Active Parts

Adam Johnson, Technical Account Development Manager

04/28/2026

Executive Summary

- The management of PMP (Parts Material Process) activities at the contractors is a critical task that requires personnel with expertise in many areas
- PMP tasks establish the heart of the system reliability based upon part selection, procurement and testing
- The military parts are divided into many classes for different applications
- A major part of PMP management is to understand the nuances of the classes and select the “best” part for the application and balance reliability, cost and schedule for the program

PMP management is critical to ensure long term system reliability

Overview

Device Flows	Defines the specific tests and inspections a commodity type will be exposed to based on the quality level Governs the test routine based on specific technologies and failure mechanisms to provide a reliable part for military and space applications
New technology	New technology (part, material or process) must be completely evaluated (characterized and qualified) for space utilization Important because previous failures occurred because parts were not properly characterized or their failure mechanisms understood
Lessons learned	Space or Military level devices requirements are more stringent than lower quality level devices Space level devices require tighter process controls at the wafer fabrication process than lower quality level devices Commercial parts may not be capable of successfully meeting space requirements Important because space requirements are unique and drives characteristics (design, construction and testing) of parts

Overview

Purpose	Provide an overview of Parts, Materials and Processes (PMP) concepts for active device types and explain the importance of the approach
Terminology	Active Parts—microelectronic/semiconductor electrical or electronic piece parts Important to understand the distinction between device types because requirements are based on type
Military Specifications	Component requirements (design, construction, quality and reliability) are governed by military specifications Mil specs define multiple levels of quality assurance invoking specific controls and testing requirements
Overall Manufacturing Flows	• Wafer fabrication – semiconductor process using masks or blueprints to build device in layers • Wafer probe test – lowest level of electrical test to validate functionality of devices and weed-out non-working devices • Packaging – Assembly into a completed device • Final Testing – complete parametric & functional testing over environments to verify device meets specification Governs how a part is manufactured and tested
Part Testing	Device testing Consists of a)100% screens (electrical & environmental) to eliminate weak or marginal parts. b) Qualification to determine whether part design and construction is adequate for space usage c) Quality Conformance Inspection or lot conformance tests to validate specific lot of parts to be used in flight hardware meets requirements Governs the determination of a good versus bad part

Terminology

- Active Parts-- electrical or electronic piece parts that have the ability to control electron flow
  - Discrete Semiconductors - 1 die of either a diode function (conduct electricity in one direction) or transistor function (amplify and switch electronic signals and power).
    - Example: Schottky Diode, Rectifier, Zener Diode, Switching Transistor
  - Integrated Circuits also known as microcircuits - 1 die containing multiple transistors and diodes inter-connected by a metalization pattern to provide a specific circuit function.
    - Example: ASIC, Static RAM, EEPROM, Microprocessor, FPGA
  - Hybrid Microcircuits also known as Hybrids - contains multiple die (usually transistors, diodes, integrated circuits and passive elements) connected on a substrate within a package to provide a specific function
    - Example: DC-DC Converter
  - Multi-Chip Modules also known as MCM's - similar to a hybrid but only contain multiple integrated circuits.
    - Example: Memory Modules (64M SRAM)



Terminology

- Active Parts-- electrical or electronic piece parts that have the ability to control electron flow
  - Application Specific Integrated Circuit (ASIC) - an integrated circuit device designed and fabricated to perform a specific function for an application
  - Field Programmable Gate Array (FPGA) - an integrated circuit designed for a specific function within an application chain. The device manufacturer fabricates the generic unprogrammed device and delivers to a customer who then programs it for the application
  - ASICs usually used for speed (faster than FPGA & general microprocessor)
  - FPGAs often used to prove out an ASIC design
  - FPGAs cheaper & can be reprogrammed.

Photograph reprinted with permission of California Air Resources Training

Photograph reprinted with permission of Georga Tech Micro Electronics Research Center



Photograph reprinted with permission of SHF Microwave Parts Company

Part Identification

- Devices are identified either with the military part number or contractor part number
  - Examples
    - 5962-10101VXA - Integrated Circuit
    - M38510/10101SXA - Integrated Circuit
    - JANS2N2222A - Transistor
    - 3M114ABC - Contractor Integrated Circuit
  - Devices are manufactured and identified with a lot date code that allows traceability to a specific manufacturing lot
    - Lot date code represents the specific date when the device package was sealed



Part number and traceability are important -allows for trending and reachback of problems

Quality Assurance Levels in MIL-SPECS

	Space Level Hermetic*	Space Level Non-Hermetic*	Avionics Level (launch vehicles, planes, tanks, etc) Hermetic*	Commercial Hermetic
*Hermetic has the quality of being **airtight**. In common usage, the term implies not letting the ingress or egress of gasses, moisture, contaminants and is defined by a leak rate.				
Integrated Circuits MIL-PRF-38535	Class V Extensive testing & documentation includes x-ray, tighter visual inspection, nondestruct bond pull, longer more stressful burn-in	Class Y/P Essentially the same testing reqts as Class V but no seal tests, no bond pulls, addtl visual reqts	Class Q Less testing and process controls than Class V/Y No xray or nondestruct bond pull, less stringent visual inspection and shorter burnin times	Class T Geared for commercial space. Reqts decreased from Class V to allow less costly parts but has increased risk due to less testing
Hybrids MIL-PRF-38534	Class K Reqts similar to Class V	Class L Reqts similar to Class Y	Class H Reqts similar to Class Q	Class D & E Reqts determined by manufacturer
Discrete Semiconductors MIL-PRF-19500	JAN S Requirements similar to Class V	N/A	JANTXV Non-critical JANTX Reqts similar to Class Q	JAN J or JAN Reqts similar to Class T
				Different quality levels requirements for desig reliability and testing fo application

MIL-PRF-ATM Purpose and Goals

- MIL-PRF-ATM (Advanced Technology Microcircuit) intended to bring heterogeneous integrated (HI) components into the military specification (QML) arena
- HI parts procured as COTS, SCD, or MFG specific flows have been and continue to be used by various USG programs. ATM intends to standardize test and documentation
- ATM intended to be technology and MFG approach agnostic - Some technologies not addressed (integrated photonics, some III-IV items, etc.)
- Fan out method agnostic
- Primary drivers from MIL-PRF-38535/34 to ATM are TSVs, chiplet use, >2D configuration



Ref: Heterogeneous Integration Roadmap - IEEE Electronics Packaging Society

Difference of ATM Product vs. MIL-PRF-38534/38535 Legacy

- Each ATM product will have a SMD, Qualification plan, and Production plan
  - Production plan is similar to legacy 38535 Appendix A material but may also address "test optimization" as part of initial production
    - Intent is to provide OEM flexibility to optimize test flows aligned with product capabilities vs. arbitrary recipe applied to all products
  - Qualification plan incorporates multiple documents including radiation plan (RPP), Package integrity plan (PIDTP), and other elements to address qualification
    - ATM product typically have already undergone qualification and technology verification at OEM
    - Qualification differences addressed vs. failure mechanisms needing to be address for military / space needs
  - Intent of SMD is to provide opportunity for OEMs to capture and make available to the community additional information not currently within SMD scope
  - Each ATM product is expected to have a specification written by the manufacturer that is not approved by the qualifying activity
  - ATM products tend to be OEM specific with multiple levels of IP integrated
- Availability of information to purchaser may require NDA
- Intent of documentation change is to simplify and streamline where possible and ensure content is aligned with HI products vs legacy monolithic or hybrid products

Status

- Using MIL-PRF-38535 as basis, pulling in 38534 material and modifying to make applicable to HI production, test flows, radiation capabilities, etc.
- OEMs provided flexibility to identify best method to validate product capabilities vs. failure mode
- Integrating NASA and Aerospace industry activities as

Source	Section	Main body text	Main body tables	Appendix A	Appendix B	Appendix C	Appendix D	Appendix E	Appendix F	Appendix G	Appendix H	Appendix J
38535	Used	Yes	Yes	Yes	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes
	Title	Specification	Specification	Quality	Space requirements	Radiation	Sampling	Qualification of offshore processes	Tape bonded items	QML program	Cert, Vai, Qual	TCI and screening
	ATM use	Baseline for main body text	Baseline for main body tables	Baseline for Appendix A	Integrate into main body	Redlines and incorporate	TBD	Keep letter for potential future use	Keep letter for potential future use	Incorporate as needed into other sections	Baseline for PIDTP	Incorporate as needed into other sections
38534	Used	Yes	Yes	Yes	No	Yes	Yes	Yes	Yes	Yes	No	No
	Title	Specification	Specification	Quality	Don't use	Hermetic element	Non-hermetic element	Design and construction criteria	Sampling	RHA	Don't use	Don't use
	ATM use	Incorporate elements as needed	Incorporate elements as needed	Don't use	Don't use	Integrate into main body tables as needed	Integrate into main body tables as baseline	Integrate into Appendix A, H as needed	Merge with Appendix D as appropriate	Baseline for Appendix C	Don't use	Don't use
ATM	Used	Yes	Yes	Yes	No	Yes	TBD	No	No	No	Yes	No
	Title	Specification	Specification	Quality	Don't use	Radiation	Sampling	Don't use	Don't use	Don't use	Cert, Vai, Qual	Don't use
	Rationale	See applicable file DRAFTED	See applicable file IN WORK	See applicable file DRAFTED	Integrated into main body text and tables	See applicable file IN WORK	Is the sampling rationale applicable to ATM devices? Merge 35/34 sampling appendixes into 1?		Tape not expected to be applicable to ATM devices	Integrate into main body and Appendix A	PIDTP material ON DECK	May integrate into Appendix H and other locations

- Shifting format from legacy MIL-STDs to focus on failure modes, mechanisms and intent behind tests
- Core issue with HI product is that legacy approaches to quality and reliability verification may not be applicable due to application dependencies resulting in need to identify alternative community acceptable approaches for "standard" quality and reliability validation products

Fabrication flow of an Active Device

Wafer Fab ➡ Wafer Test ➡ Packaging ➡ Package Test

<u>Issues Observed</u>
•Incorrect/errors on masks
•Immature process
•Bad/dropped wafers
•Furnace errors



A topology of transistors, interconnects, & insulators defined by a "mask set" is built up layer by layer on the blank wafers

A layer by layer build up of patterns created on the blank wafer to define the designed function & performance desired. The patterns are made by the use of masks & etching processes which create the final device layout.



"Blank" Wafer

Integrated Circuit (IC) Factory

Finished IC "Die" on Wafer

Cross-section



Cross-section

Pictorials developed by Aerospace from various sources

Wafer Test

- Wafer die automatically "probe tested"
  - First point of evaluating electrical characteristics after fabrication
- Purpose to "screen out" defective die prior to the expensive packaging step
- DC tests & slow speed dynamic tests
- Early look at Proof Of Development (POD) functionality
- Room & high temperature tests
- Die destined for multi-chip packaging require more stringent screening
- Issues Observed
  - Bad/Wrong test program or fixture
  - Overstressed/ESD causing yield problems



Wafer-level tests screen defective parts before proceeding to higher levels of assembly

Packaging Assembly

- ICs that pass preliminary wafer test (probe) are then marked, cut into die and packaged











Finished Wafer

Wafer "Dicing"

Integrated Circuit Die or "Chips"

Die can be Mounted in a Variety of Package Types

<u>Issues Observed</u>
•Chipped/scratched die
•Bad die attach •Bad wire bonds
•Poor lid seal •Cracked seals

Pictorials Courtesy of Unknown Origin on Internet

Packaging

- Packages for microelectronic devices come in many variety of styles
  - Hermetic
    - Glass Body
    - Metal Can
    - Ceramic/Metal Flat Packs
    - Ceramic Dual-In-Line
    - Surface Mount
    - Leadless Chip Carrier
    - Custom
  - Non-Hermetic
    - Plastic
    - Flip-Chip











Advanced Packaging

- Manufacturers using advanced packaging techniques for enhanced performance
  - Flip-chip die attachment
  - Column Grid Arrays
  - Non-hermetic
  - External capacitors for bypass and filtering



Pictorial courtesy of Xilinx Corporation

Specification History

- In the early 1960's, the IC industry was developing, and IC failures were common. It was recognized that a series of standard screening tests could reduce or eliminate these "infant mortality" type failures
- The USAF Rome Air Development Center (RADC) was given the task and in 1968 developed MIL-STD-883
- 883 was intended for military hermetic parts
  - In the context of microelectronics, it implies an airtight seal that will keep moisture and other harmful gases from penetrating the sealed package.
  - Metals, ceramics and glasses are the materials used to form the hermetic s, al and prevent water vapor from accumulating inside the package.
  - A properly made hermetic seal with a sufficiently low leak rate can keep a package dry and moisture free for many years
- Concurrent with the development of MIL-STD-883 RADC established Mil-M-38510 procedures to specify the electrical and package outlines for standardization
- MIL-M-38510 set out the procedures to obtain a QPL listing for a given slash sheet and quality level
- This is the predecessor of the modern Mil-Prf-38534/5
- This was a very effective system for the simpler part types and JAN slash sheets are still in use today.

Specification Today

- A result of the Perry Initiative of the mid 1990's was to change the philosophy of rigid requirements in mil-specs and go to "performance specifications"
- The performance spec establishes the general requirements for the item (discrete semiconductor, monolithic integrated circuit or hybrid) and the verification requirements for ensuring that these devices meet the applicable performance as defined
- Performance Specs encourage and allow for alternate verification testing methods to meet performance requirements and foster ingenuity and growth within the supplier base.
- Performance Specifications
  - General Hybrid Spec MIL-PRF-38534L (3 DEC 2019) FSC 5962
  - General Specification for Microcircuits MIL-PRF-38535 FSC 5962
  - General Specification for Semiconductor Devices MIL-PRF-19500 FSC 5961
- Military Standards
  - Standard Test Methods for Microcircuits MIL-STD-883L
  - Standard Test Methods for Semiconductor Devices MIL-STD-750

MIL-PRF-19500, MIL-PRF-38534 and MIL-PRF-38535

- These specifications are performance specifications with the purpose of establishing the general requirements for the item (monolithic integrated circuit. Hybrid or discrete semiconductor) and the verification requirements for ensuring the devices meet the applicable performance as defined.
- The documents cover the following:
  - Design and Construction
  - Packaging
  - Traceability
  - Quality Assurance
  - Performance
  - Verification
  - Screening
  - Qualification
  - Quality/Technology Conformance Inspection
  - Test Optimization
  - Non-conformances
  - Audits
  - New Technology Insertion

MIL-STD-883 and MIL-STD-750

- A collection of destruct and non-destruct test methods used as screening and qualification tests to verify microelectronic (monolithic and hybrids) performance requirements and to assess the reliability of devices
- 1000 series TMs_ Environmental Tests
- 2000 series TMs_ Mechanical Tests
- 3000 series TMs_ Electrical Tests (Digital)
- 4000 series TMs_ Electrical Tests (Linear)
- 5000 series are Test Procedures e.g. TM 5011, TM 5008
- When testing to 883 one MUST further specify the test condition, quality level and other details contained in the individual test method.
- MIL-STD-750 test methods are used for discrete devices and mirror test methods for the integrated circuits and hybrid devices

Plastic Encapsulated Microcircuits (PEMs) and Plastic Encapsulated Devices (PEDs)

- As described earlier, the mil-specs were developed for the use of hermetic packages, but most new complex devices are manufactured in plastic encapsulated packages
- Various organizations are generating requirements for military/space systems to utilize plastic devices
- The utilization for plastic parts in military and space applications have to ensure the parts are rugged and will meet the mission requirements
  - Temperature
  - Mechanical
  - Radiation
  - Reliability
- SAE with industry, and government support developed documents for utilization of commercial, COTs and other types of parts
  - AS6294/1 space and AS6294/2 for terrestrial
  - AS6294/3 space discrete semiconductors and AS6294/4 discrete terrestrial
  - Task groups assigned to implement requirements in applicable mil-specs
  - Supplier buy-in mandatory
- JEDEC has various task groups assigned to implement these SAE documents into the mil-spec system to ensure a standardized flow for customers

Package Level Testing

- Purpose to “screen out” defective or marginal devices not meeting performance requirements
- All parts are tested for DC, AC and functional performance
- Room, cold & high temperature tests are performed
- Issues Observed
  - Bad/Wrong test program or fixture
  - Overstressed/ESD causing yield problems

Pictorials Courtesy of
Unknown Origin on Internet

First complete evaluation of electrical performance

Some Intrinsic Failure Mechanisms of Active Devices

- Electromigration
  - Transport of material caused by the gradual movement of the ions in a conductor due to the momentum transfer between conducting electrons and diffusing metal atoms. It can cause the eventual loss of connections or failure of a circuit
- Time Dependent Dielectric Breakdown
  - When the gate oxide breaks down as a result of long-time application of relatively low electric field
- Negative Bias Temperature Instability
  - Manifests as an increase in the threshold voltage and consequent decrease in drain current and transconductance of a MOSFET
- Bond Wire
  - Broken
  - Nicked
- Die Attach
  - Voiding
  - Thermal Conduction
- Thermal Runaway
  - An increase in temperature changes the conditions in a way that causes a further increase in temperature, often leading to a destructive result.
- Corrosion
  - An electrochemical process in which one metal corrodes preferentially to another when both metals are in electrical contact and immersed in an electrolyte

Device Flows

Screening and Qualification/
Quality Conformance Inspection

Governs the test routine based on specific technologies and failure mechanisms to provide a reliable part for military and space applications

QML Monolithic IC Class Q, V and T

Item #	Screen	Class Q	Class V/Y space	Class T	Rationale for Test
1	Wafer Lot Acceptance	QM Plan	QM Plan or 883/5007	QM Plan	Quality of wafer
2	Non-Destruct Bond Pull	No	Yes - 883/2023	No	Quality of wire bonds
3	Internal Visual Insp	Yes - 883/2010 cond B	Yes - 883/2010 cond A	Yes - 883/2010 cond A	Ensures no defects internal to pkg
4	Temp Cycle	Yes - 883/1010C; 10 cyc, Y1 only	Yes - 883/1010C ; 10 cyc	Yes- 883/1010C ; 10 cyc	Ensure die attach and wire bond integrity
5	Constant Accel	Yes- 883/2001E	Yes- 883/2001E	Yes- 883/2001E	Ensures die is attached well

QML Monolithic IC Class Q, V and T Screening

	SCREEN	CLASS Q	CLASS V (Space)	CLASS T*		Rationale for Test
6	Visual Inspection	Req'd 100%	Req'd 100%	Req'd 100%		
7	Particle Impact Noise Detection (PIND) (MIL-STD-883/Method 2020, Cond A)	Not Req'd	Req'd 100%	Not Req'd		Ensures device cavity is free of particles that could potentially cause failures
8	Serialization	Not Req'd	Req'd 100%	Not Req'd		Allows for read and record measurements to be recorded
9	Pre-burn-in Electrical	Req'd 100%	Req'd 100%	Req'd 100%		Defines electrical performance of devices
10	Burn-in (MIL-STD-883/Method 1015)	Req'd 100%	Req'd 100%	Req'd 100%		Stresses devices to weed out marginal performance and process drift failures
		125°C, 160 hrs	125°C, 240 hrs	125°C, 160 hrs		
11	Interim Electrical	Not Req'd	Req'd 100%	Not Req'd		Defines electrical performance post burn-in
			Read & Record			
12	Reverse Bias Burn-in	Not Req'd	Req'd 100%	Not Req'd		Stresses devices to weed out marginal performance and process drift failures
	(MIL-STD-883/Method 1015, Cond A or C) 72hrs, 150°C					
13	Interim Electrical	Req'd 100%	Req'd 100%	Req'd 100%		Defines electrical performance post burn-in (HTRB or static)
			Read & Record			

QML Monolithic IC Class Q, V and T Screening (cont'd)

	SCREEN	CLASS Q	CLASS V (Space)	CLASS T*		Rationale for Test
14	Percent Defective	Req'd 5%	Req'd 5%	Req'd 5%		Evaluates good versus marginal lots
	Allowable (PDA)		3% functional			
15	Final Electrical	Req'd 100%	Req'd 100%	Req'd 100%		Defines electrical performance (DC,AC, functional, switching across full mil-temp range)
16	Seal (Fine & Gross) (ML-STD-883/Method 1014)	Req'd 100%	Req'd 100%	Req'd 100%		Weeds out marginal seal leak devices
17	X-Ray (ML-STD-883/Method 2012), 2 views	Not Req'd	Req'd 100%	Not Req'd		Weeds out marginal devices due to lid seal, particles, etc
18	External Visual (ML-STD-883/Method 2009)	Req'd 100%	Req'd 100%	Req'd 100%		Weeds out visual defects
19	Radiation Latch-up (ML-STD-883/Method 1020)	Optional	Optional	Optional		Weeds out devices susceptible to radiation latchup
20	Technology Review Board	Req'd	Req'd	Req'd		Responsible for QML program within supplier

QML Monolithic IC Class Q, V and T Quality Conformance Inspection

	GROUP	CLASS Q	CLASS V	CLASS T
1	Group A (electrical)	Required	Required	As defined
	DC, AC, Functional, Switching	sample basis	sample basis	in the suppliers
	25°C, 125°C and -55°C			QM Plan
2	Group B	Required on a sample basis	Required on a sample basis	As defined in the
		every inspection lot	every inspection lot	suppliers QM Plan
		Resistance to Solv	Phy Dimensions	
		Solderability	Intl Water Vapor	
		Bond Strength	Resis to Solvents	
			Int Visual/Mech	
			Bond Strength	
			Die Shear	
			Solderability	
			Lead Integrity	
			Seal	
			Lid Torque	
			Life Test	
			Temp Cycle	
			Acceleration	
			Seal	
3	Group C	Life Test	N/A	As defined in the
		periodic - every quarter		suppliers QM Plan
4	Group D(package related)	Req'd	Req'd	As defined in the
	periodic - every 6 months	(same tests)	(same tests)	suppliers QM Plan
5	Group E (radiation assurance tests)	Req'd if offerred as a radiation	Req'd if offerred as a radiation	Req'd if offerred as a radiation
		device	device	device

QML Monolithic IC Class Q, V, T, and P Screening

	GROUP	CLASS Q	CLASS V	CLASS T	CLASS P
3	Group C	Life Test initially and only after design or process changes	1000 hours every lot at 125C	1000 hours every lot at 125C	1000 hours every lot at 125C
4	Group D (package related)	Req'd - same tests performed	Req'd - same tests performed	Req'd - same tests performed	Req'd - same tests performed
5	Group E (radiation assurance tests)	Req'd if offerred as a radiation device	Req'd if offerred as a radiation device	Req'd if offerred as a radiation device	Req'd if offerred as a radiation device

Important Truths to Remember

- Space and Military level devices requirements are more stringent than lower grade level devices
- Space and Military level devices require tighter process controls at the wafer fabrication process than lower quality level devices
- Contractors will state their devices are space and military level equivalent
  - Many contractors actually believe this statement, but do not really understand the requirements of space devices
  - Many contractors will tell you the devices have been 100% screened or up-screened (procure a lower quality level part and perform tests to bring up to a higher quality level) to the space level requirements, but do not address the wafer fabrication, design or assembly requirements for space devices
  - Some parts actually meet all space requirements, but suppliers do not want to expend the funds to maintain a compliant space line

Evaluate and understand each contractor claim for space and military equivalent devices

Hybrid Microelectronics

- Hybrid Microelectronic devices are very complex in nature due to the assembly of different die types and assembly techniques used for fabricating hybrids Many issues have been observed at all stages of design, manufacturing, testing and usage
  - Design Issues
    - Components/elements not correctly selected or not properly derated
    - Use of commercial components versus military or space grade
    - Characterization
      - Components/elements not completely characterized
      - Temperature range
      - Environmental conditions
      - Radiation environment
  - Failure mechanisms of components/elements not identified or understood
- Manufacturing
- Processes not completely understood or characterized
- Processes not qualified to application environments
- Use of techniques not allowed for space
  - Components stacked on other components or touching underside of lid/package
  - Wire dress and support
- Loose particles inside cavity
- Components coming loose and/or lifting
- Use of prohibited materials - i.e., pure tin

Hybrid Microelectronics (continued)

Many issues have been observed at all stages of design, manufacturing, testing and usage

- Testing
  - Components/elements not tested completely or at all
  - End item not tested completely (Limited environments)
  - Ignoring failures
  - Wire bonds lifting/breaking
  - Elements/substrates/components lifting
  - Radiation failures

In order to reduce and/or eliminate problems, the following are some recommended solutions

- Select suppliers/manufacturers with a known high reliability track record for similar product
- Select the proper components and materials for the application requirements - quality level, electrical, mechanical, thermal and radiation performance
- Characterize the complete operation of the component, hybrid, module, circuit in the application conditions and understand the margin available
- Evaluate the physics of failure and understand all the potential failure mechanisms to allow mitigation
- Evaluate and characterize the manufacturing processes
- Qualify the item to the full application requirements with margin

Hybrids continue to be a major source of problems and must be evaluated in detail

Hybrid Photo



New Technology

- New technology/devices that are to be utilized for space applications and have no space heritage, must be characterized and qualified to ensure they will meet space mission requirements
- Military level grade parts do receive same level characterization as space level
- Characterization - all aspects of the device technology must be evaluated to ensure all failure mechanisms are known and understood, the process is well controlled, the long-term reliability of the product is established, radiation characteristics are identified, and overall parametric performance is well defined in terms of margins and areas of concern
  - Wafer Level Reliability (i.e., Electromigration, TDDB, Antifuse, etc.)
  - Failure Modes Effects Analysis - evaluation of all potential failure modes and the impacts
  - Physics of Failure approach
  - Process variability analysis
  - Wafer Lot Acceptance
  - Long Term Reliability Testing
- Qualification
  - Standard mil-spec tests

New technology must be completely evaluated for space utilization

Summary

- The management of PMP activities at the contractors is a critical task that requires personnel with expertise in many areas
- PMP tasks establish the heart of the system reliability based upon part selection, procurement and testing
- The military parts are divided into many classes for different applications
- A major part of PMP management is to understand the nuances of the classes and select the “best” part for the application and balance reliability, cost and schedule for the program
- Hybrids continue to be a major source of problems and must be evaluated in detail

PMP management is critical to ensure long term system reliability

OTHER FLOWS

QML Hybrid IC Class D, E, G, H and K Screening

Class H - General Military/Avionics

Class K - Space

Class G - Meets Class H Tests & Inspections except incoming. Conformance Inspection guaranteed by supplier

Class E - Meets Class K, H or G with some exceptions defined in SCD

Class D - Built and tested to manufacturers flow (commercial)

	SCREEN	CLASS H	CLASS K	CLASS E	CLASS D	G
1	Element Evaluation	Required Each lot of elements (minimal testing)	Required Each lot of elements (extensive testing including 1000 hr. life test	Same as H or K as applicable	Manufacturer specified	Same as Class H
2	Pre-seal Burn-in	Optional	Optional	Same as H or K as applicable	Manufacturer specified	Same as Class H
3	Non-destructive Bond Pull	Not Required	Req'd 100%	Same as H or K as applicable	Manufacturer specified	Same as Class H
4	Internal Visual	Req'd 100% Condition H	Req'd 100% Condition K	Same as H or K as applicable Same as H or K as applicable	Manufacturer specified Manufacturer specified	Same as Class H Same as Class H
5	Temperature Cycling, 10 cyc	Req'd 100%, Cond C	Req'd 100%, Cond C	Same as H or K as applicable	Manufacturer specified	Same as Class H
6	Constant Acceleration	Req'd 100%, Y1, 3000 Gs	Req'd 100%, Y1, 3000 Gs	Same as H or K as applicable	Manufacturer specified	Same as Class H

QML Hybrid IC Class D, E, G, H and K Screening (Cont.)

	SCREEN	CLASS H	CLASS K	CLASS E	CLASS D	CLASS G
7	Particle Impact Noise Detection (PIND)	Not Req'd	Req'd 100% per 883/2020 Cond A	Same as H or K as applic.	Manufacturer Specified	Same as Class H
8	Serialization	Not Req'd	Req'd 100%	Same as H or K as applic.	Manufacturer Specified	Same as Class H
9	Pre-burn-in Electrical per SMD or SCD	Optional	Req'd 100%	Same as H or K as applic.	Manufacturer Specified	Same as Class H
10	Burn-in per 883/Method 1015	Req'd 100%, 125°C, 160 hrs.	Req'd 100%, 125°C 320 hrs.	Same as H or K as applic.	Manufacturer Specified	Same as Class H
11	Final Electrical per SMD or SCD	Req'd 100%,	Req'd 100% Read & Record	Same as H or K as applic.	Manufacturer Specified	Same as Class H
12	Percent Defective Allowable (PDA)	Req'd 10% or 1 device whichever is greater	Req'd 2% or l device whichever is greater	Same as H or K as applic.	Manufacturer Specified	Same as Class H
13	Seal (Fine & Gross)	Req'd 100%	Req'd 100%	Same as H or K as applic.	Manufacturer Specified	Same as Class H
14	X-ray	Not Req'd	Req'd 100%	Same as H or K as applic.	Manufacturer Specified	Same as Class H
15	External Visual	Req'd 100%	Req'd 100%	Same as H or K as applic.	Manufacturer Specified	Same as Class H
16	Radiation*	Optional	Optional	Same as H or K as applic.	Manufacturer Specified	Same as Class H

* Determined by manufacturer whether radiation testing is performed at element, hybrid level or both

QML Hybrid IC Class D, E, G, H and K Screening Quality Conformance Test (In-line or End of Line Options)

	GROUP	CLASS H	CLASS K	CLASS E	CLASS D	CLASS G
1	Group A (electrical) (every lot)	Required Sample Basis	Required Sample Basis	Same as H or K as Applicable	Manufacturer Specified	Same as Class H (Guaranteed but may not be tested)
2	Group B (every lot)	Phy Dimensions Solderability Bond Strength Resistance to Solv InternVisual/Mech Die shear	Phy Dimensions Resis to Solvents Int Visual/Mech Bond Strength Die Shear Solderability Seal	Same as H or K as Applicable	Manufacturer Specified	Same as Class H (Guaranteed but may not be tested)
3	Group C (once for qual and only w hen design or process changes)	Resistance to Soldering Heat External Visual PIND Temp Cycle Mech Shock/Accel Random Vib Seal PIND Visual Electrical Life Test Int Water Vapor Internal Visual Wire Bond Strenth Element Shear ESD	Resistance to Soldering Heat External Visual PIND Temp Cycle Mech Shock/Accel Random Vib Seal PIND Visual Electrical Life Test Internal Water Vapor Internal Visual Wire Bond Strenth Element Shear ESD	Same as H or K as Applicable	Manufacturer Specified	Same as Class H (Guaranteed but may not be tested)

QML Hybrid IC Class D, E, G, H and K Screening Quality Conformance Test (In-line or End of Line Options)

GROUP	CLASS H	CLASS K	CLASS E	CLASS D	CLASS G
Group D (package related) (once for qual and every 6 months)	Thermal Shock Stabilization bake Lead Integrity Seal Salt Atmosphere Metal Pkg Isolation	Thermal Shock Stabilization bake Lead Integrity Seal Salt Atmosphere Metal Pkg Isolation	Same as H or K as Applicable	Manufacturer Specified	Same as Class H (Guaranteed but may not be tested)

QML Discrete Device JAN, JANTX, JANTXV, JANS and JANJ Screening

	SCREEN	JANS	JAN TXV	JAN TX	JAN J	JAN*	Rationale for Test
1	Internal Visual	Required 100%	Required 100%	Not Applicable	Required	*	Eliminate potential visual failures
2	Stabilization Bake	Optional	Optional	Optional	Optional	*	High temperature bake to stabilize process paramters
3	Temp Cycle 20 cycles	Required 100%	Required 100%	Required 100%	Required 100%	*	Eliminate marginal wire bonds and die attach
4	Surge	Required 100%	Required 100%	Required 100%	Required 100%	*	Eliminate marginal electrical devices
5	Thermal Impedance	Required 100%	Required 100%	Required 100%	Required 100%	*	Measure thermal impedance of actual devices
6	Constant Acceleration	Required 100%,Y1 20,000G	Optional	Optional	Optional	*	Weeds out marginal die attach devices
7	PIND, Cond A	Required 100%	Not Applicable	Not Applicable	Required 100%	*	Eliminates loose particles that can cause failure
8	Instability Shock (Axial Lead Diodes)	Required 100%	Not Applicable	Not Applicable	Not Applicable	*	Detect any semiconductor device discontinuity "ringing" or shifting of the forward dc voltage characteristic monitored during shock.
9	Seal	Optional	Optional	Optional	Optional	*	Eliminates marginal seals
10	Serialization	Required 100%	Not Applicable	Not Applicable	Not Applicable	*	Ability to record measurements

QML Discrete Device JAN, JANTX, JANTXV, JANS and JANJ Screening

	SCREEN	JANS	JAN TXV	JAN TX	JAN J	* JAN	Rationale for Test
11	Interim Electrical	Required 100%	Not Applicable	Not Applicable	Required 100%	*	Provides measured performance values to determine marginal devices
12	High Temp Reverse Bias	Required 48 hrs min	Required 48 hrs min	Required 48 hrs min	Required 48 hrs min	*	Stresses devices to look for ionic mobile contamination failure mechanisms
13	Interim Electrical & Deltas	Required 100%	Required 100%	Required 100%	Required 100%	*	Provides measured performance values to determine marginal devices
14	Burn-In	Required 100%	Required 100%	Required 100%	Required 100%	*	Sresses device to weed out marginal devices based on failure mechanisms of technology
15	Final Electrical	Required Subgp 2 & 3 Deltas	Required Subgp 2 Deltas	Required Subgp 2 Deltas	Required Subgp 2 & 3 Deltas	*	Provides measured performance values to determine marginal devices Provides measurement of stability performance
16	Seal	Required	Required	Required	Required	*	Weeds out marginal devices based on seal issues
17	Radiography	Required	Not Applicable	Not Applicable	Required	*	Provides evaluation of bond issues, seal issues and foreign material
18	External Visual	Required	Not Applicable	Not Applicable	Required	*	Weeds out devices visually with issues such as bent or broken leads, contaminatioin, etc
	Case Isolation	Required	Required	Required	Required		Weeds out marginal case isolation on packages
		100%	100%	100%	100%		

* JAN devices do not see screen test. Built on a certified line

QML Discrete Device JAN, JANTX, JANTXV, JANS and JANJ Quality Conformance Test

	GROUP	JANS	JANTXV	JANTX	JANJ	JAN*
1	Group A (electrical)	Required (every lot)	Required (every lot)	Required (every lot)	Required (every lot)	Required (every lot)
	sample basis	15/0	116/0	45/0	15/0	45/0
2	Group B	(every lot)	(every lot)	(every lot)	(every lot)	(every lot)
	sample basis	Phy Dimensions	Solderability			
		Solderability	Resis to Solvents			
		Resistance to Solv	Temp Cycle			
		Temp Cycle	Thermal Schock			
		Thermal Shock	Surge			
		Surge	Seal			
		Seal	Electrical			
		Electrical	Op Life/Electrical	Same as TXV	Same as TXV	Same as TXV
		Decap-Internal Vis	Bond Strength			
		Bond Strength	Decap-Internal Vis			
		SEM	Thermal Resistance			
		Die Shear	High Temp Life (non-op)			
		Intermittent Op Life	Electrical			
		Seal/Electrical				
		Acelerated Op Life/Electrical				

QML Discrete Device JAN, JANTX, JANTXV, JANS and JANJ Quality Conformance Test

	GROUP	JANS	JANTXV	JANTX	JAN J	JAN*
3	Group C		Physical Dimensions	Same as TXV	Same as TXV	Same as TXV
	(once per year for all classes)	Thermal Shock	Thermal Shock			
		Terminal Strength	Terminal Strength			
		Temperature Cycle	Temperature Cycle			
		Seal	Seal			
		Moisture Resistance	Moisture Resistance			
		Electrical	Electrical			
		Shock	Shock			
		Vibration	Vibration			
		Constant Accel	Constant Accel			
		Electrical	Electrical			
		Salt Atm	Salt Atm		Not Applicable	
		Thermal Resistance	Thermal Resistance			
		Op Life/Seal/Electrical	Op Life			
		IGA	IGA			
4	Group D (radiation)	As Required	As Required	Not Applicable	As Required	Not Applicable

QML Discrete Device JAN, JANTX, JANTXV, JANS and JANJ Quality Conformance Test

	GROUP	JANS	JANTXV	JANTX	JAN J	JAN*
5	Group E	Thermal Shock or	Same as JAN S	Same as JAN S	Same as JAN S	Same as JAN S
	Qual only for all classes	Temp Cycle				
		Life Test				
		DPA				
		Thermal Resistance				
		Barometric Pressure				
		ESD				
		Resistance to Sold Heat				
		Visual				
		Seal				
		Electrical				
		Reverse Stability				
		Resistance to Glass Cracking				

Concluding Comments

- JEDEC JC13 and SAE CE-11 / 12 are as effective as we want them to be. Inputs from user community is very important. We need your active participation in various sub-committees. It is valuable
- We would appreciate your inputs on this tutorial - please tell us what worked and what did not work.
- Please feel free to contact us anytime for any questions related to MIL STDs, SAE and JEDEC JC13 workings or any parts or component engineering related questions. Our emails are on page 1 of this tutorial



INTEGRA
TECHNOLOGIES
A Micross Company

Adam Johnson
Adam.johnson@integra-tech.com