



---

## CMSE 2025

**Advancements of Stacked Capacitors  
for Military and Flight Applications**

**Tyler Lagnese**  
[tyler.lagnese@kyocera-avx.com](mailto:tyler.lagnese@kyocera-avx.com)

**Ryan Messina**  
[ryan.messina@kyocera-avx.com](mailto:ryan.messina@kyocera-avx.com)



ACCELERATING  
INNOVATION

A large, dark blue rectangular box containing the words "ACCELERATING INNOVATION" in white, sans-serif capital letters. The box is set against a background of a network of blue lines and dots forming a globe-like structure.

# Stacked Capacitor Technology

## Table Of Contents

01

Why Stacked Capacitor Technology?

02

Stacked Tantalum Capacitor Technology

- Solid Tantalum
- Tantalum Polymer

03

Advanced Ceramic Stacked Technology

- Stacked RF Capacitors
- Ceramic Capacitor Multi Layer Varistor Stack

04

Stacked Ceramic Capacitor Technology


- Base Metal Electrode
- Precious Metal Electrode

05

Summary



# Why Stacked Capacitor Technology?



## STACKING ADVANTAGES:

- Increased capacitance in a given XY board area (capacitors)
- Increased RMS current in a given XY board area (capacitors)
- Reduced Inductance per  $\mu\text{F}/\text{mm}^2$
- Improved Frequency Response Characteristics
- Reduced ESR, leading to optimized performance
- Allows mixed technology in stacks (Capacitor/Circuit Protection)
- Potential shock and vibration mitigation
- Potential active device mounting on top of stacks

## STACKING DISADVANTAGES:

- Potential shock and vibration issues
- Not applicable for low height profile circuitry

# Stacked Solid Tantalum Introduction

## Capacitor Background – Stacked TaMnO<sub>2</sub>

TCP	
	475 50V
Qualification	COTS+
Temperature	-55°C to +125°C
Voltage Rating @85°C	6 - 50V
3016	9.4 - 660µF
3032	18.8 - 1980µF

- Discrete components qualify under MIL-PRF 55365/11
- Available in 2, 4, or 6 stack module
- Terminations available in hot solder dipped and gold plated
- Space grade module ideal for DC-to-DC converters, SMPS, or any application requiring stable, high CV, and low leakage current

- Tables below clearly depict how adding one capacitor to the stack can double capacitance and RMS current handling while also minimizing ESR by over 2X.

TCP Stack (2X)	
	475 50V
Qualification	DLA 09009
Temperature	-55°C to +125°C
Voltage Rating @85°C	50V
Capacitance	9.4 µF
ESR @ 100 kHz	200 mΩ
I <sub>RMS</sub> @25°C	1.22 A
I <sub>RMS</sub> @85°C	1.1 A
I <sub>RMS</sub> @125°C	0.49 A

CWR29 & TAZ COTS+	
	685 20V
Qualification	MIL-55365/11
Temperature	-55°C to +125°C
Voltage Rating @85°C	50V
Capacitance	4.7 µF
ESR @ 100 kHz	500 mΩ
I <sub>RMS</sub> @25°C	0.55 A
I <sub>RMS</sub> @85°C	0.49 A
I <sub>RMS</sub> @125°C	0.22 A

# Stacked Tantalum Polymer Introduction

## Capacitor Background – Hermetically Stacked Tantalum Polymer


	
Qualification	COTS+/MIL-PRF 327000*
Temperature	-55°C to +125°C
Voltage Rating @85°C	10 - 100V
ESR @100 kHz	30-100 mΩ
I <sub>RMS</sub> @ 25°C	2 – 3.65 A
I <sub>RMS</sub> @ 85°C	1.8 – 3.29 A
I <sub>RMS</sub> @ 125°C	0.8 – 1.46 A
4649	44 - 660µF

- First Polymer capacitor to ever be used in a space mission (Chandrayaan-3 Lunar Mission)
- Ultra-low ESR
- Hermetically sealed, suited for Hi-Rel aerospace and defense applications
- Higher RMS current and Voltage handling compared to TaMn02
- Less derating needed compared to TaMn02 technology
- Being qualified under MIL-PRF 32700

# Advanced Ceramic Capacitor Introduction

## Capacitor Background – RF Stack

100B/C/E Module 900C Module	
Qualification	COTS+/DLA
Temperature	-55°C to +175°C
Voltage Rating @85°C	50V – 10kV
Capacitance 100 Series	1 – 5100 pF
Capacitance 900 Series	0.01 – 1 µF



- Primarily used for DC blocking, filtering, decoupling and impedance matching on high power, RF applications
- Very High Q and power handling capabilities
- Both vertical and horizontal stack/mounting options in either series, parallel, or a combination.
- Extremely low ESL/ESR



# Advanced Ceramic Capacitor

## Capacitor Background – MLCC/MLV Stack



Qualification	Standard / Auto
Temperature	-55°C to +125°C
Working Voltage	18 - 60 V <sub>DC</sub>
Energy	1.2 - 1.6 J
Clamping Voltage	42 - 120 V
V <sub>B Nom</sub>	25 - 76 V
1210	0.012 - 0.1 µF


- MLCC X7R to mitigate EMI
- Multi Layer Varistor (MLV) to mitigate ESD strikes
- Comes in Surface Mount Technology (SMT) or Radial footprint



## RTCA DO-160 Testing Data

- 1100 V lighting strike test
- Multiple strikes at 500 Amperes peak current
- Peak voltage limited to 62.5 V

# Stacked PME Ceramic Capacitor Introduction



- Wide array of options for PME stacks
- Vertical & horizontal stacks, encapsulated, through hole or surface mount options available
- Select Discrete capacitors adhere to MIL-PRF 32535
- Select Stacks adhere to MIL-PRF 49470/1 (unencapsulated) MIL-PRF 49470/2 (encapsulated)
- Testing standards "B" or highest reliability level "T" available
- Many custom configurations are also available from select Manufacturers
- More offerings in either standard or automotive qualified range are also available




# Stacked PME Ceramic Capacitor Introduction

# Stacked PME Ceramic Capacitor Introduction

	ST10 / RT10			ST12 / RT12		ST20 / RT20		
Temperature	-55°C to +125°C			-55°C to +125°C		-55°C to +125°C		
ESL	~1.2nH			~0.61nH		~1nH		
Voltage Rating	25	50	100	50	100	25V	50V	100V
2119	82µF	18µF & 39µF	8.2µF					
3830						68µF	27µF	14µF
4325				18µF	8.2µF			
5830						100µF	47µF	22µF
6325				27µF	12µF			
110025				50µF	22µF			
110030						220µF	100µF	47µF




# Stacked PME Low Inductance Options

Standard Configuration




Optimize

Low Inductance Configuration





# PME Stack Configuration Data



# Stacked BME Ceramic Capacitor Introduction

## Capacitor Background – BME MLCC Stack

Horizontal BME Stack (2X)			Horizontal BME Stack (3X)			Vertical BME Stack (3X/5X/10X)		
								
Standard	DSCC 25007			Pending DSCC 25007			Pending DSCC 25007	
Temperature	-55°C to +125°C			-55°C to +125°C			-55°C to +125°C	
Dielectric	X7R			X7R			X7R	
Voltage Rating	10/16/25 V	50 V	100 V	10/16/25 V	50 V	100 V	10/16/25 V	50 V
Capacitance	27µF - 47 µF	18µF & 22µF	8.2µF & 10µF	56µF & 68µF	27µF - 47µF	12µF - 18µF	68µF - 220µF	33µF - 120µF
L/W/H mm (in)	7.2 (0.283)	5.4 (0.213)	7.5 (0.296)	7.2 (0.283)	5.4 (0.213)	10.4 (0.410)		

- High Current Handling capability
- 100% Group A tested under DSCC
- Input/Output Filtering Hi-Rel applications

- All BME X7R 2220 capacitors come from a MIL-PRF 32535 qualified production facility
- Can be finished in either J, L, or Paddle (single foot) type lead frame
- Initial range consists of 2 to 3 horizontal placed caps or 3 to 10 vertically oriented
- Sn/Pb finished lead frames

# DSCC 25007 Drawing

DRAFT DATED 29 October 2024

## 1. SCOPE

1.1 Scope. This drawing describes the general requirements for stacked ceramic capacitors.

1.2 Part or Identifying Number (PIN). The complete PIN is as follows:






TABLE III. Group A inspection.

Inspection	Requirement paragraph	Sampling procedure
<u>Subgroup 1</u> Thermal shock and voltage conditioning 1/ Insulation resistance (at +125°C) Dielectric withstanding voltage (at +25°C) Insulation resistance (at +25°C) Capacitance (at +25°C) Dissipation factor (at +25°C)	3.3.3 3.3.4 3.3.5 3.3.4 3.2.1 3.3.6	100% inspection
<u>Subgroup 2</u> Visual and mechanical examination: Physical dimensions Workmanship	3.3.7 Figure 1 3.8	13 samples 0 failures
<u>Subgroup 3</u> Solderability	3.3.8	3 samples 0 failures

TABLE IV. Group B inspection.

Inspection	Requirement paragraph	Sampling procedure
<u>Subgroup 1</u> Thermal shock (mounted) Life	3.3.3.1 3.3.9	12 samples 1 failure
<u>Subgroup 2</u> Resistance to soldering heat Temperature humidity bias	3.3.11	12 samples 0 failures
<u>Subgroup 3</u> Destructive physical analysis	3.3.12	3 samples 0 failures

Horizontal Dimension , mm ( inch )



Not to scale

Max Stack Length, L	Max Stack Width , W	Profile Height , h	Lead frame feet distance , S	Lead frame feet , t	Lead frame feet width , f	Max Stack Height x 2 Chip Stack , H	Max Stack Height x 3 Chip Stack ,H
7.2 (0.283)	5.4 (0.213)	1.50 ±0.30 (0.059 ±0.012)	2.54 ±0.30 (0.108 ±0.012)	1.50 ±0.10 (0.059 ±0.004)	1.45±0.30 (0.057±0.012)	7.5 (0.296)	10.4 (0.410)

**Thermal Shock Group A 20 cycles , Group B 100 Cycle Life  
Life Group A 168 - 264 hours 2 x RV  
Group B 1000 hours 2 x RV**

# Stacked BME vs PME Comparison


	Prototype DSCC ( M32535) BME 100 Volt ~10 $\mu$ f Dimensions	Standard Mil 49470 PME 100 Volt ~10 $\mu$ f Dimensions
Length	7 mm	26 mm
Width	5.5 mm	12 mm
Stack Height	7.5 mm	6 mm
Volume	289mm <sup>3</sup> / 0.017 inch <sup>3</sup>	1872 mm <sup>3</sup> / 0.114 inch <sup>3</sup>
Weight	0.75 grams	9.3 grams
Self Resonance	1.04 MHz	720 kHz

\*dimensions are approximations

# BME/PME Stack Z & ESR Vs Frequency Data


BME

100V, 10  $\mu$ F Stack Z & ESR vs Freq  
[SRF = 1.04 MHz]




PME

100V, 10  $\mu$ F Stack Z & ESR vs Freq  
[SRF = 725 kHz]




# Stacked BME Ceramic Capacitor Introduction

BME Temperature Rise vs. Current  
- 100 kHz



PME Temperature Rise vs. Current  
- 100 kHz



→ BME stack is 1/6 of the volume of PME stack

# Stacked Capacitor Technology Summary

- In general, Stacked Technology can be used to:
  - Reduce **Board Space** in the X & Y
  - Improve **Shock and Vibration** performance
  - Improve **Frequency Response** characteristics
  - Much more!
- Where to use each technology of stacked components:

Technology	Where to Use
Tantalum	High Capacitance / Small Footprint
Polymer	High Capacitance / Small Footprint + Higher Voltage
Ceramic	Low ESR, Low Current, or Higher Ripple Current
RF Ceramic	High Power & High Frequency
Varistor	EMI and ESD Mitigation

# THANK YOU.



**FOLLOW US:**



[KYOCERA-AVX.com](http://KYOCERA-AVX.com)

